index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Differential Power Analysis DPA Costs Aging Field programmable gate arrays Voltage Routing Differential power analysis DPA Reliability Estimation Magnetic tunneling Loop PUF Security services EMFI Energy consumption Image processing Writing Switches Computational modeling CRT Robustness Masking countermeasure Formal proof Side-channel analysis SCA Neural networks Magnetic tunnel junction Power-constant logic Gem5 Confusion coefficient Side-Channel Analysis Power demand Transistors Defect modeling Side-Channel Attacks Logic gates Reverse-engineering Filtering Linearity Lightweight cryptography Signal processing algorithms Security Machine learning Embedded systems Intrusion detection ASIC Asynchronous Circuit faults Random access memory Internet of Things Protocols DRAM Fault injection attack PUF Fault attacks Randomness RSA Convolution Hardware Cryptography STT-MRAM TRNG Training Countermeasure Security and privacy FDSOI Fault injection 3G mobile communication Receivers Elliptic curve cryptography Countermeasures Information leakage Temperature sensors Authentication Hardware security GSM MRAM Dual-rail with Precharge Logic DPL Side-channel attacks Resistance Formal methods Coq Application-specific VLSI designs Side-channel attack FPGA Dynamic range Process variation Side-Channel Analysis SCA CPA Masking Mutual Information Analysis MIA SoC OCaml Reverse engineering Electromagnetic Field Programmable Gates Array FPGA Simulation AES Sensors Side-channel attacks SCA Memory Controller

 

Documents avec texte intégral

218

Références bibliographiques

435

Open access

42 %

Collaborations